Tekninen dokumentti
Tekniset tiedot
Merkki
NexperiaLogic Family
74HC
Logic Function
D Type
Input Type
CMOS
Output Type
Push-Pull
Output Signal Type
Single Ended
Triggering Type
Positive Edge
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
20
Set/Reset
Yes
Number of Elements per Chip
8
Maximum Propagation Delay Time @ Maximum CL
225ns
Dimensions
6.6 x 4.5 x 0.95mm
Maximum Operating Supply Voltage
6 V
Width
4.5mm
Minimum Operating Temperature
-40 °C
Minimum Operating Supply Voltage
2 V
Height
0.95mm
Maximum Operating Temperature
+125 °C
Propagation Delay Test Condition
50pF
Length
6.6mm
Alkuperämaa
Philippines
Tuotetiedot
74HC Family Flip-Flops & Latches, Nexperia
A range of NXP Flip-Flops and Latches from the 74HC Family of CMOS Logic ICs. The 74HC Family use silicon gate CMOS technology to achieve operating speeds similar to the LSTTL family but with the low power consumption of standard CMOS integrated circuits.
74HC Family
Varastotiedot eivät ole tilapäisesti saatavilla.
Tarkista myöhemmin uudelleen.
€ 0,495
1 kpl (75 kpl/putki) (ilman ALV)
€ 0,614
1 kpl (75 kpl/putki) (Sis ALV:n)
75
€ 0,495
1 kpl (75 kpl/putki) (ilman ALV)
€ 0,614
1 kpl (75 kpl/putki) (Sis ALV:n)
75
Tekninen dokumentti
Tekniset tiedot
Merkki
NexperiaLogic Family
74HC
Logic Function
D Type
Input Type
CMOS
Output Type
Push-Pull
Output Signal Type
Single Ended
Triggering Type
Positive Edge
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
20
Set/Reset
Yes
Number of Elements per Chip
8
Maximum Propagation Delay Time @ Maximum CL
225ns
Dimensions
6.6 x 4.5 x 0.95mm
Maximum Operating Supply Voltage
6 V
Width
4.5mm
Minimum Operating Temperature
-40 °C
Minimum Operating Supply Voltage
2 V
Height
0.95mm
Maximum Operating Temperature
+125 °C
Propagation Delay Test Condition
50pF
Length
6.6mm
Alkuperämaa
Philippines
Tuotetiedot
74HC Family Flip-Flops & Latches, Nexperia
A range of NXP Flip-Flops and Latches from the 74HC Family of CMOS Logic ICs. The 74HC Family use silicon gate CMOS technology to achieve operating speeds similar to the LSTTL family but with the low power consumption of standard CMOS integrated circuits.